¿Cómo agrego 1 + 1 usando una computadora cuántica?


Esto puede verse como el complemento de software de ¿Cómo hace una computadora cuántica las matemáticas básicas a nivel de hardware?

La pregunta fue formulada por un miembro de la audiencia en la cuarta red de la Red Española de Información Cuántica y Tecnologías Cuánticas . El contexto que dio la persona fue: " Soy un científico de materiales. Estás introduciendo conceptos teóricos avanzados y sofisticados, pero tengo problemas para imaginar el funcionamiento práctico de una computadora cuántica para una tarea simple. Si estuviera usando diodos, transistores, etc., podría Me di cuenta fácilmente de las operaciones clásicas que necesito ejecutar para sumar 1 + 1. ¿Cómo harías eso, en detalle, en una computadora cuántica? ".



Según la pregunta vinculada, la solución más simple es hacer que el procesador clásico realice tales operaciones si es posible . Por supuesto, eso puede no ser posible, por lo que queremos crear un sumador .

Hay dos tipos de sumadores de un solo bit: el sumador y el sumador completo . El medio sumador toma las entradas y B y emite la 'suma' (operación XOR) S = A B y el 'carry' (operación Y) C = A B . Un sumador completo también tiene la 'acarreo en' C i n de entrada y el 'llevar a cabo' de salida C o u t , sustituyendo C . Esto devuelve S = A C o u t = CABS=ABC=ABCinCoutCS=ABCin y .dootut=doyonorte(UNA+si)+UNAsi

Versión cuántica del medio sumador

Mirando la puerta CNOT en el registro de qubit registro de control B : CNOT A B | 0 A | 0 BUNAsi

which immediately gives the output of the B register as AB=S. However, we have yet to compute the carry and the state of the B register has changed so we also need to perform the AND operation. This can be done using the 3-qubit Toffoli (controlled-CNOT/CCNOT) gate. This can be done using registers A and B as control registers and initialising the third register (C) in state |0, giving the output of the third register as AB=C. Implementing Toffoli on registers A and B controlling register C followed by CNOT with A controlling B gives the output of register B as the sum and the output of register C as the carry. A quantum circuit diagram of the half-adder is shown in figure 1.

Circuit diagram of a half-adder

Figure 1: Circuit Diagram of a half-adder, consisting of Toffoli followed by CNOT. Input bits are A and B, giving the sum S with carry out C.

Quantum version of the full adder

Shown in figure 2, a simple way of doing this for single bits is by using 4 qubit registers, here labelled A, B, Cin and 1, where 1 starts in state |0, so the initial state is |A|B|Cin|0:

  1. Apply Toffoli using A and B to control 1: |A|B|Cin|AB
  2. CNOT with A controlling B: |A|AB|Cin|AB
  3. Toffoli with B and Cin controlling 1: |A|AB|Cin|AB(AB)Cin=Cout
  4. CNOT with B controlling Cin: |A|AB|ABCin=S|Cout

A final step to get back the inputs A and B is to apply a CNOT with register A controlling register B, giving the final output state as


This gives the output of register Cin as the sum and the output of register 2 as carry out.

Quantum version of the full adder

Figure 2: Circuit diagram of a full adder. Input bits are A and B along with a carry in Cin, giving the sum S with carry out Cout.

Quantum version of the ripple carry adder

A simple extension of the full adder is a ripple carry adder, named as it 'ripples' the carry out to become the carry in of the next adder in a series of adders, allowing for arbitrarily-sized (if slow) sums. A quantum version of such an adder can be found e.g. here

Actual implementation of a half-adder

For many systems, implementing a Toffoli gate is far from as simple as implementing a single qubit (or even two qubit) gate. This answer gives a way of decomposing Toffoli into multiple smaller gates. However, in real systems, such as IBMQX, there can also be issues on which qubits can be used as targets. As such, a real life implementation on IBMQX2 looks like this: Single qubit half-adder on IBMQX2

Figure 3: Implementation of a half-adder on IBMQX2. In addition to decomposing the Toffoli gate into multiple smaller gates, additional gates are required as not all qubit registers can be used as targets. Registers q[0] and q[1] are added to get the sum in q[1] and the carry in q[2]. In this case, the result q[2]q[1] should be 10. Running this on the processor gave the correct result with a probability of 42.8% (although it was still the most likely outcome).

Are there any quantum-computer adders?
John Duffield

@JohnDuffield I'm not sure whether you mean approximate quantum (state) adders (exact state adders are apparently forbidden) or implementations of 'classical' adders on a quantum computer - I haven't tried this particular code out though - or something different?

How are the numbers represented? Is it in Binary?

@user3483902 In this case, single bits 0 and 1 using the states |0 and |1 - that is, the 'number' A can be either 0 or 1, as can the 'number' B etc.

@Mithrandir24601 : does it matter? Isn't the answer no in either case? I've actually built a parallel adder myself. I have a Cmputer Science degree.
John Duffield


``If I was using diodes, transistors etc I could easily figure out myself the classical operations I need to run to add 1+1. How would you do that, in detail, on a quantum computer?''

Impressive! I suspect that most people cannot easily figure out themselves how to combine diodes and transistors to implement a classical two-bit adde (though I do not doubt this material scientist can probably do it). ;)

Theoretically, the way you implement a classical adder is pretty similar in a classical and quantum computer: you can do that in both cases by implementing a Toffoli gate! (See @Mithrandir24601's answer.)

But the material scientist probably wants to understand how to implement such an gate (or an equivalence sequence of other quantum gates) on a physical device. There are probably an infinite ways to do that using different quantum technologies, but here are two direct realizations of this gate using trapped ions and superconducting qubits:

  1. Realization of the Quantum Toffoli Gate with Trapped Ions, T. Monz, K. Kim, W. Hänsel, M. Riebe, A. S. Villar, P. Schindler, M. Chwalla, M. Hennrich, and R. Blatt, Phys. Rev. Lett. 102, 040501, arXiv:0804.0082.
  2. Implementation of a Toffoli gate with superconducting circuits A. Fedorov, L. Steffen, M. Baur, M. P. da Silva & A. Wallraff Nature 481, 170–172, arXiv:1108.3966.

You can also decompose the Toffoli gate as a sequence of single-qubit and CNOT gates. https://media.nature.com/lw926/nature-assets/srep/2016/160802/srep30600/images/srep30600-f5.jpgenter image description here You can read about how to implement these with photonics, cavity-QED and trapped ions in Nielsen and Chuang.

For disclosure, I was not that materials scientist, but rather, since the neverending discussion was still unsatisfactory and in abstract terms, I was the person that understood what he was asking for, googled for it and showed him a minimal but satisfactory answer (a half-adder on quantiki) in of quantum gates terms.


A new method for computing sums on a quantum computer is introduced. This technique uses the quantum Fourier transform and reduces the number of qubits necessary for addition by removing the need for temporary carry bits.

PDF link for 'addition on a quantum computer', written by Thomas G. Draper, written September 1, 1998, revised: June 15, 2000.

To summarize the above link, addition is performed according to the following circuit diagram (taken from page 6):

enter image description here

To quote the paper (again, page 6):

The quantum addition is performed using a sequence of conditional rotations which are mutually commutative. The structure is very similar to the quantum Fourier transform, but the rotations are conditioned on n external bits.


Parallel computation of the sum of two qubits

I wanted to experience parallel computation of the sum of two qubits, a superposition of 0 and "1 with phase -1" added to 1; and I was inspired by Mithrandir24601's answer. The results are below. I hope my answer is within the context of what was asked. It shows how 1 is added 1, and to 0, at the same time, but whilst both answers are calculated, we can read out the answer to only one of the calculations each time the computation is run. You can see that out of 1000 runs, 417 times we read out the answer "1" (1=0+1), and 380 times and we read out the answer "2" (2=1+1).

(34 times we got nought when the 1 bit was flipped to nought, 54 times we got 0=0+1, 29 times we got 1=1+1, 28 times we got 2=0+1, 42 times we got 3=0+1, and 16 times we got 3=1+1; each of these errors arising no doubt from bit flips, phase flips, or both). enter image description here

I thought an initial π phase (created in the 1st of 3 Hadamard gates) represented a negative digit, but it just represents a positive digit with a -1 phase factor.

A superposition of 0 and "1 with phase -1" in a one qubit register is added to 1 in a two-qubit register. With three qubits, the first two qubits left to right is the sum (or the 3rd and 4th of 5) and the right-most qubit shows whether the ground state (treated as 0) was added or the excited state (1 with an initial phase of -1) was added.

Al usar nuestro sitio, usted reconoce que ha leído y comprende nuestra Política de Cookies y Política de Privacidad.
Licensed under cc by-sa 3.0 with attribution required.